veriT: an open, flexible and efficient SMT-solver (under active development).

haRVey: a cocktail of theories. A SMT (Satisfiability Modulo Theories) prover (2002-2006).

CV: a BDD-based model checker for verifying CTL properties with fairness constraints on VHDL designs (1995-1997).